Alif Semiconductor /AE512F80F55D5AS_CM55_HP_View /USB /USB_ENDPNT_CMD[7] /DEPCMD

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DEPCMD

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CMDTYP0 (CMDIOC)CMDIOC 0 (CMDACT)CMDACT 0 (HIPRI_FORCERM)HIPRI_FORCERM 0CMDSTATUS 0COMMANDPARAM

Description

Device Physical Endpoint-n Command Register

Fields

CMDTYP

Command Type. Specifies the type of command the software driver is requesting the controller to perform.

1 (Val_0x1): Set Endpoint Configuration: 64- or 96-bit Parameter

2 (Val_0x2): Set Endpoint Transfer Resource Configuration: 32-bit Parameter

3 (Val_0x3): Get Endpoint State: No Parameter Needed

4 (Val_0x4): Set Stall: No Parameter Needed

5 (Val_0x5): Clear Stall (see Set Stall): No Parameter Needed

6 (Val_0x6): Start Transfer: 64-bit Parameter

7 (Val_0x7): Update Transfer: No Parameter Needed

8 (Val_0x8): End Transfer: No Parameter Needed

9 (Val_0x9): Start New Configuration: No Parameter Needed

CMDIOC

Command Interrupt on Complete. When this bit is set, the device controller issues a generic Endpoint Command Complete event after executing the command. Note that this interrupt is mapped to the INTRNUM bit field. When the DEPCFG command is executed, the command interrupt on completion goes to the interrupt pointed by the INTRNUM bit field in the current command. Note: This field must not be set to 0x1 if the DCTL[RUN_STOP] bit is 0x0.

CMDACT

Command Active. Software sets this bit to 0x1 to enable the device endpoint controller to execute the generic command. The device controller sets this bit to 0x0 when the CMDSTATUS bit field is valid and the endpoint is ready to accept another command. This does not imply that all the effects of the previously-issued command have taken place.

HIPRI_FORCERM

HighPriority/ForceRM HighPriority: Only valid for Start Transfer command ForceRM: Only valid for End Transfer command ClearPendIN: Only valid for Clear Stall command . Software sets this bit to clear any pending IN transaction (on that endpoint) stuck at the lower layers when a Clear Stall command is issued.

CMDSTATUS

Command Completion Status. Additional information about the completion of this command is available in this bit field. The information is in the same format as bits 15-12 of the Endpoint Command Complete event, see Section Event Buffer Content for Device Endpoint-Specific Events (DEPEVT).

COMMANDPARAM

Command Parameters or Event Parameters. When this register is written:

  1. For Start Transfer command:
  • Bits [31-16]: StreamID. The USB StreamID assigned to this transfer
  1. For Start Transfer command applied to an isochronous endpoint:
  • Bits [31-16]: StartMicroFramNum: Indicates the (micro)frame number to which the first TRB applies.
  1. For Update Transfer, End Transfer, and Start New Configuration commands:
  • Bits [22-16]: Transfer Resource Index (XferRscIdx). The hardware-assigned transfer resource index for the transfer, which was returned in response to the Start Transfer command. The application software-assigned transfer resource index for a Start New Configuration command.

Links

() ()